電気学会論文誌D(産業応用部門誌)
Online ISSN : 1348-8163
Print ISSN : 0913-6339
ISSN-L : 0913-6339
論文
大型半導体パッケージを用いたインバータの低インダクタンス実装技術の開発
越智 健太郎三島 彰畑中 歩金澤 拓朗
著者情報
ジャーナル フリー

2014 年 134 巻 4 号 p. 392-397

詳細
抄録

This paper proposes a low-inductance mounting technique for an inverter with large semiconductor packages. The following two measures are adopted to decrease the circuit inductance. One is the use of the low-inductance ground pattern of a printed wiring board. The ground pattern is connected in parallel to the main bus bar with lower resistance and higher inductance. The surge current with high di/dt flows selectively in the lower-inductance ground pattern, and the continuous normal current flows in the lower-resistance main bus bar. The other measure is the utilization of an eddy current induced in the heat sink. The eddy current, decreasing circuit inductance, increases in inverse proportion to the distance between the heat sink and a conductor connecting two semiconductor packages. Because of these measures, the circuit inductance decreases to 38% of that of a conventional circuit.

著者関連情報
© 2014 電気学会
前の記事 次の記事
feedback
Top